

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more ▾](#)

YaimaCampos@gmail.com | [Scholar Preferences](#) | [My Account](#) | [Sign out](#)

Google scholar

memory card switch 16 bit and 32 bit address | [Search](#) | [Advanced Scholar Search](#)

Scholar | [Articles and patents](#)

anytime include citations

[Create email alert](#)

Results 1 - 10 of about 47,300. (0.27 sec)

[Electronic camera with memory card interface to a computer](#)

[View patent](#) [Full Patent](#) [Cite](#) [Review](#) [T-3 Test result](#) ... US Patent 6,476,441, 1996 - Google Patents

... provide image data to the computer 10 over the 5 normal PCMCIA data lines, as shown in Table I. The camera includes **memory** which defines the "card" as a ... 2A, the camera 20 is shown with an optical system 25, a flash unit 30, a view finder 32, and a capture **switch** 34. ...

[Cited by 165](#) - [Related articles](#) - [All 2 versions](#)

[Address lookup in packet data communications link, using hashing and content-addressable memory](#)

BA Sprecher - US Patent 5,414,704, 1995 - Google Patents

... 22, 1992, by Nigel Terence Poole, for **"CROSSBAR SWITCH FOR SYNTHESISING MULTIPLE BACKPLANE IN-TERCONNECT ... other features and advan- embodiment using 56-bit data paths to memory, advan- tags ... 1; hashed address minus the bottom 16-bit field) in the FIG. ...**

[Cited by 744](#) - [Related articles](#) - [All 2 versions](#)

[Data appraisal, evaluation and display for synchrotron radiation experiments: hardware and software](#)

C Boulli, R Kempf, Muij Korch - Nuclear Instruments and Methods ... 1986 - Elsevier

... F & READ IN MA III ISU in **MEMORY CHIP** 64Kx 1bit SHIFT REGISTER DATA (WRITE PIXEL) WRITE a WHITE1 WRITE 2 ... To keep the hardware simple, the card only produces a full screen cross-hair cursor generated by comparison of the current pixel ... SWD switch the video ...

[Cited by 209](#) - [Related articles](#) - [All 2 versions](#)

[Flashroaster for reading several types of flash-memory cards with or without a PC](#)

LL Jones, S Mentheneau - US Patent 5,456,639, 2002 - Google Patents

... GDI 27 D1 — 28 D12 — 29 D13 — 30 D14 — 31 D15 — — — 32 CE2 — — — 33 — 98 90 GPJO 99 40 USE FACE 100 CLK DATA **16-BIT** FIG. 10 ... US 6,436,638 B1

FLASHROASTER FOR READING SEVERAL TYPES OF FLASH-MEMORY CARDS WITH OR ...

[Cited by 145](#) - [Related articles](#) - [All 2 versions](#)

[PDF] from psu.edu

[Field programmable port extender \(FPX\) for distributed routing and queuing](#)

JW Locketz, JI Turner - Proceedings of the 2010 ACM ... 2010 - portal.acm.org

... For line cards that operate at OC3 rates (155 Mbit/sec. ond), each memory provides 53 * 8/155M ... The result of the lookup is used by the WUGS switch to deliver the packet to the appropriate ... The 32-bit data path width and 4 clock cycle latency of the **memory** suggest an optimal ...

[Cited by 75](#) - [Related articles](#) - [All 2 versions](#)

[PDF] from psu.edu

[Control processor switchover for a telecommunications switch](#)

MN Ganeshkumar, RL Baracca Jr, MP Demetsky - US Patent ... 1996 - Google Patents

... card also includes an FPGA based control pro-cessor Utopia Adapter 112 with a bidirectional single ATCL cell deep FIFO memory to match a ... EMBus 130 of control processor WRITE cycle concludes with **SRDY_L** asserted followed card 12 connects to switch fabric 16 ...

[Cited by 10](#) - [Related articles](#) - [All 2 versions](#)

[Intelligent power supply system for a portable computer](#)

H Saito, T Yamada, S Matsunaga - US Patent 5,195,184, 1993 - Google Patents

... Linear supplies are inferior compared with switch-mode supplies ... A bus driver (BUS-DRV) 16 serves as ... An 15 connected via the I/O register 301 and internal bus 307 extension **memory card** (EXTM) 30 is arbitrarily con-10 to pc-CPU 306, selectively controls the battery in needet ...

[Cited by 11](#) - [Related articles](#) - [All 2 versions](#)

[PDF] from umich.edu

[AMBA: enabling reusable on-chip designs](#)

D Flynn - Micro IEEE, 1997 - ieexplore.ieee.org

... External static **memory** emulation bank. The bank is 512 Kbytes, user-programmable, and split into two banks of emulated SRAM or ROM, each with DIP switch configuration of 32-, 16-, and 8-bit-wide memory with one to four wait states. ... CPU daughter card ...

[Cited by 131](#) - [Related articles](#) - [All 2 versions](#)

[PDF] from kronos.edu

[The MIPS R10000 superscalar microprocessor](#)

KC Yeniger - Micro IEEE, 1998 - ieexplore.ieee.org

... A load or store instruction may need to be retimed if it has a **memory address** dependency or misses in the data cache. Two 16-bit-wide bit matrices track dependencies between **memory** accesses. The rows and columns correspond to the queue's entries ...

[Cited by 216](#) - [Related articles](#) - [All 2 versions](#)

[PDF] from kronos.edu

[Address transition detection sensing interface for flash memory having multi-bit cells](#)

A Bhat, S Bhattacharya - US Patent 5,976,681, 1999 - Google Patents

... Static **memory** 18 is a flash electrically erasable programmable read-only **memory** (flash EEPROM) or ... 17 may be a solid state hard drive 17 using multiple bit per cell ... in the computer system and are coupled to a Personal Computer **Memory Card** Industry Association ...

[Cited by 16](#) - [Related articles](#) - [All 2 versions](#)

[Create email alert](#)

[memory card switch 16 bit and 32 bi]

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2011 Google